Caricamento del resto di questo confronto.

Untitled Diff

Creato Il diff non scade mai
244 rimozioni
526 linee
250 aggiunte
532 linee
; Assembly listing for method Number:ParseNumber(byref,long,int,byref,StringBuilder,NumberFormatInfo,bool):bool
; Assembly listing for method Number:ParseNumber(byref,long,int,byref,StringBuilder,NumberFormatInfo,bool):bool
; Emitting BLENDED_CODE for X64 CPU with AVX - Unix
; Emitting BLENDED_CODE for X64 CPU with AVX - Unix
; Tier-1 compilation
; Tier-1 compilation
; optimized code
; optimized code
; rbp based frame
; rbp based frame
; fully interruptible
; fully interruptible
; No PGO data
; No PGO data
; 2 inlinees with PGO data; 37 single block inlinees; 18 inlinees without PGO data
; 0 inlinees with PGO data; 37 single block inlinees; 19 inlinees without PGO data
; Final local variable assignments
; Final local variable assignments
;
;
; V00 arg0 [V00,T44] ( 5, 4 ) byref -> [rbp-E0H] single-def
; V00 arg0 [V00,T44] ( 5, 4 ) byref -> [rbp-E0H] single-def
; V01 arg1 [V01,T02] ( 27, 62.50) long -> rbx single-def
; V01 arg1 [V01,T02] ( 27, 62.50) long -> rbx single-def
; V02 arg2 [V02,T07] ( 13, 29.50) int -> r14 single-def
; V02 arg2 [V02,T07] ( 13, 29.50) int -> r14 single-def
; V03 arg3 [V03,T09] ( 14, 17.50) byref -> r12 single-def
; V03 arg3 [V03,T09] ( 14, 17.50) byref -> r12 single-def
; V04 arg4 [V04,T10] ( 13, 15.10) ref -> r13 class-hnd single-def
; V04 arg4 [V04,T25] ( 8, 7 ) ref -> r13 class-hnd single-def
; V05 arg5 [V05,T08] ( 17, 20.50) ref -> r15 class-hnd single-def
; V05 arg5 [V05,T08] ( 17, 20.50) ref -> r15 class-hnd single-def
; V06 arg6 [V06,T82] ( 2, 2.50) bool -> [rbp+10H] single-def
; V06 arg6 [V06,T80] ( 2, 2.50) bool -> [rbp+10H] single-def
; V07 loc0 [V07,T58] ( 4, 5 ) ref -> [rbp-E8H] class-hnd
; V07 loc0 [V07,T56] ( 4, 5 ) ref -> [rbp-E8H] class-hnd
; V08 loc1 [V08,T59] ( 4, 5 ) ref -> [rbp-F0H] class-hnd
; V08 loc1 [V08,T57] ( 4, 5 ) ref -> [rbp-F0H] class-hnd
; V09 loc2 [V09,T16] ( 8, 15.50) ref -> [rbp-F8H] class-hnd
; V09 loc2 [V09,T15] ( 8, 15.50) ref -> [rbp-F8H] class-hnd
; V10 loc3 [V10,T55] ( 4, 5.50) bool -> [rbp-2CH]
; V10 loc3 [V10,T53] ( 4, 5.50) bool -> [rbp-2CH]
; V11 loc4 [V11,T56] ( 4, 5.50) bool -> [rbp-30H]
; V11 loc4 [V11,T54] ( 4, 5.50) bool -> [rbp-30H]
; V12 loc5 [V12,T04] ( 35, 63.50) int -> [rbp-34H]
; V12 loc5 [V12,T04] ( 35, 63.50) int -> [rbp-34H]
; V13 loc6 [V13,T43] ( 5, 7 ) bool -> [rbp-38H] spill-single-def
; V13 loc6 [V13,T43] ( 5, 7 ) bool -> [rbp-38H] spill-single-def
; V14 loc7 [V14,T80] ( 2, 3 ) int -> [rbp-3CH]
; V14 loc7 [V14,T78] ( 2, 3 ) int -> [rbp-3CH]
; V15 loc8 [V15,T00] ( 65,168.50) long -> [rbp-48H]
; V15 loc8 [V15,T00] ( 65,168.50) long -> [rbp-48H]
; V16 loc9 [V16,T01] ( 32,108.34) ushort -> [rbp-4CH]
; V16 loc9 [V16,T01] ( 31,106.50) ushort -> [rbp-4CH]
; V17 loc10 [V17,T05] ( 32, 55 ) long -> rax
; V17 loc10 [V17,T05] ( 32, 55 ) long -> rax
; V18 loc11 [V18,T76] ( 3, 3.50) long -> [rbp-58H]
; V18 loc11 [V18,T74] ( 3, 3.50) long -> [rbp-58H]
; V19 loc12 [V19,T26] ( 5, 9 ) int -> [rbp-5CH]
; V19 loc12 [V19,T26] ( 5, 9 ) int -> [rbp-5CH]
; V20 loc13 [V20,T60] ( 4, 4.50) int -> [rbp-60H]
; V20 loc13 [V20,T58] ( 4, 4.50) int -> [rbp-60H]
; V21 loc14 [V21,T84] ( 3, 2 ) bool -> [rbp-64H]
; V21 loc14 [V21,T83] ( 3, 2 ) bool -> [rbp-64H]
;* V22 loc15 [V22 ] ( 0, 0 ) bool -> zero-ref
;* V22 loc15 [V22 ] ( 0, 0 ) bool -> zero-ref
; V23 loc16 [V23,T91] ( 3, 1.50) long -> r13
; V23 loc16 [V23,T91] ( 3, 1.50) long -> r13
; V24 loc17 [V24,T11] ( 8, 16 ) int -> rsi
; V24 loc17 [V24,T10] ( 8, 16 ) int -> rsi
;# V25 OutArgs [V25 ] ( 1, 1 ) lclBlk ( 0) [rsp+00H] "OutgoingArgSpace"
;# V25 OutArgs [V25 ] ( 1, 1 ) lclBlk ( 0) [rsp+00H] "OutgoingArgSpace"
; V26 tmp1 [V26,T85] ( 3, 2 ) int -> rcx
; V26 tmp1 [V26,T84] ( 3, 2 ) int -> rcx
; V27 tmp2 [V27,T86] ( 3, 2 ) int -> rax
; V27 tmp2 [V27,T85] ( 3, 2 ) int -> rax
; V28 tmp3 [V28,T12] ( 2, 16 ) long -> rcx "dup spill"
; V28 tmp3 [V28,T11] ( 2, 16 ) long -> rcx "dup spill"
; V29 tmp4 [V29,T29] ( 3, 8 ) int -> rax
; V29 tmp4 [V29,T29] ( 3, 8 ) int -> rax
; V30 tmp5 [V30,T17] ( 3, 12 ) byref -> rax "dup spill"
; V30 tmp5 [V30,T16] ( 3, 12 ) byref -> rax "dup spill"
; V31 tmp6 [V31,T25] ( 3, 12 ) int -> r11 "impSpillLclRefs"
; V31 tmp6 [V31,T24] ( 3, 12 ) int -> r11 "impSpillLclRefs"
; V32 tmp7 [V32,T18] ( 3, 12 ) byref -> rax "dup spill"
; V32 tmp7 [V32,T17] ( 3, 12 ) byref -> rax "dup spill"
;* V33 tmp8 [V33 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V33 tmp8 [V33 ] ( 0, 0 ) long -> zero-ref "dup spill"
; V34 tmp9 [V34,T13] ( 2, 16 ) long -> rcx "dup spill"
; V34 tmp9 [V34,T12] ( 2, 16 ) long -> rcx "dup spill"
; V35 tmp10 [V35,T30] ( 3, 8 ) int -> rax
; V35 tmp10 [V35,T30] ( 3, 8 ) int -> rax
;* V36 tmp11 [V36 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V36 tmp11 [V36 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V37 tmp12 [V37 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V37 tmp12 [V37 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V38 tmp13 [V38 ] ( 0, 0 ) int -> zero-ref "dup spill"
;* V38 tmp13 [V38 ] ( 0, 0 ) int -> zero-ref "dup spill"
; V39 tmp14 [V39,T87] ( 2, 2 ) long -> rcx "dup spill"
; V39 tmp14 [V39,T86] ( 2, 2 ) long -> rcx "dup spill"
; V40 tmp15 [V40,T92] ( 3, 1.50) int -> rax
; V40 tmp15 [V40,T92] ( 3, 1.50) int -> rax
;* V41 tmp16 [V41 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V41 tmp16 [V41 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V42 tmp17 [V42 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V42 tmp17 [V42 ] ( 0, 0 ) long -> zero-ref "dup spill"
; V43 tmp18 [V43,T93] ( 3, 1.50) int -> rax
; V43 tmp18 [V43,T93] ( 3, 1.50) int -> rax
; V44 tmp19 [V44,T14] ( 2, 16 ) long -> rcx "dup spill"
; V44 tmp19 [V44,T13] ( 2, 16 ) long -> rcx "dup spill"
; V45 tmp20 [V45,T31] ( 3, 8 ) int -> rax
; V45 tmp20 [V45,T31] ( 3, 8 ) int -> rax
; V46 tmp21 [V46,T77] ( 3, 3 ) byref -> rdi single-def "dup spill"
; V46 tmp21 [V46,T75] ( 3, 3 ) byref -> rdi single-def "dup spill"
; V47 tmp22 [V47,T03] ( 2, 64 ) long -> r13 "dup spill"
; V47 tmp22 [V47,T03] ( 2, 64 ) long -> r13 "dup spill"
; V48 tmp23 [V48,T06] ( 3, 32 ) int -> rax
; V48 tmp23 [V48,T06] ( 3, 32 ) int -> rax
; V49 tmp24 [V49,T94] ( 3, 1.50) int -> rdi
; V49 tmp24 [V49,T94] ( 3, 1.50) int -> rdi
; V50 tmp25 [V50,T95] ( 3, 1.50) int -> rdi
; V50 tmp25 [V50,T95] ( 3, 1.50) int -> rdi
;* V51 tmp26 [V51 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V51 tmp26 [V51 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V52 tmp27 [V52 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V52 tmp27 [V52 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V53 tmp28 [V53 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V53 tmp28 [V53 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V54 tmp29 [V54 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V54 tmp29 [V54 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V55 tmp30 [V55 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V55 tmp30 [V55 ] ( 0, 0 ) long -> zero-ref "dup spill"
; V56 tmp31 [V56,T15] ( 2, 16 ) long -> rcx "dup spill"
; V56 tmp31 [V56,T14] ( 2, 16 ) long -> rcx "dup spill"
; V57 tmp32 [V57,T32] ( 3, 8 ) int -> rax
; V57 tmp32 [V57,T32] ( 3, 8 ) int -> rax
;* V58 tmp33 [V58 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V58 tmp33 [V58 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V59 tmp34 [V59 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V59 tmp34 [V59 ] ( 0, 0 ) long -> zero-ref "dup spill"
;* V60 tmp35 [V60 ] ( 0, 0 ) int -> zero-ref "dup spill"
;* V60 tmp35 [V60 ] ( 0, 0 ) int -> zero-ref "dup spill"
;* V61 tmp36 [V61 ] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V61 tmp36 [V61 ] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
; V62 tmp37 [V62,T75] ( 4, 3.50) ref -> rdi class-hnd "Inline stloc first use temp"
; V62 tmp37 [V62,T73] ( 4, 3.50) ref -> rdi class-hnd "Inline stloc first use temp"
; V63 tmp38 [V63,T88] ( 2, 2 ) bool -> r9 "Inline stloc first use temp"
; V63 tmp38 [V63,T87] ( 2, 2 ) bool -> r9 "Inline stloc first use temp"
; V64 tmp39 [V64,T81] ( 3, 2.50) bool -> r9 "Inline stloc first use temp"
; V64 tmp39 [V64,T79] ( 3, 2.50) bool -> r9 "Inline stloc first use temp"
; V65 tmp40 [V65,T57] ( 10, 5 ) ushort -> r9 "Inline stloc first use temp"
; V65 tmp40 [V65,T55] ( 10, 5 ) ushort -> r9 "Inline stloc first use temp"
; V66 tmp41 [V66,T96] ( 3, 1.50) bool -> r9 "Inline stloc first use temp"
; V66 tmp41 [V66,T96] ( 3, 1.50) bool -> r9 "Inline stloc first use temp"
;* V67 tmp42 [V67,T61] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
;* V67 tmp42 [V67,T59] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
; V68 tmp43 [V68,T62] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V68 tmp43 [V68,T60] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V69 tmp44 [V69,T19] ( 3, 12 ) ref -> r11 class-hnd "Inlining Arg"
; V69 tmp44 [V69,T18] ( 3, 12 ) ref -> r11 class-hnd "Inlining Arg"
; V70 tmp45 [V70 ] ( 3, 6 ) byref -> [rbp-70H] must-init pinned "Inline stloc first use temp"
; V70 tmp45 [V70 ] ( 3, 6 ) byref -> [rbp-70H] must-init pinned "Inline stloc first use temp"
; V71 tmp46 [V71,T45] ( 3, 6 ) long -> r11
; V71 tmp46 [V71,T45] ( 3, 6 ) long -> r11
;* V72 tmp47 [V72 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
;* V72 tmp47 [V72 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V73 tmp48 [V73,T20] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
; V73 tmp48 [V73,T19] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
; V74 tmp49 [V74,T27] ( 4, 8 ) long -> rax "Inline stloc first use temp"
; V74 tmp49 [V74,T27] ( 4, 8 ) long -> rax "Inline stloc first use temp"
; V75 tmp50 [V75,T63] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V75 tmp50 [V75,T61] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V76 tmp51 [V76 ] ( 3, 6 ) byref -> [rbp-78H] must-init pinned "Inline stloc first use temp"
; V76 tmp51 [V76 ] ( 3, 6 ) byref -> [rbp-78H] must-init pinned "Inline stloc first use temp"
; V77 tmp52 [V77,T46] ( 3, 6 ) long -> rdx
; V77 tmp52 [V77,T46] ( 3, 6 ) long -> rdx
;* V78 tmp53 [V78 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
;* V78 tmp53 [V78 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V79 tmp54 [V79,T64] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V79 tmp54 [V79,T62] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V80 tmp55 [V80 ] ( 3, 6 ) byref -> [rbp-80H] must-init pinned "Inline stloc first use temp"
; V80 tmp55 [V80 ] ( 3, 6 ) byref -> [rbp-80H] must-init pinned "Inline stloc first use temp"
; V81 tmp56 [V81,T65] ( 2, 4 ) long -> r11
; V81 tmp56 [V81,T63] ( 2, 4 ) long -> r11
;* V82 tmp57 [V82 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
;* V82 tmp57 [V82 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
;* V83 tmp58 [V83 ] ( 0, 0 ) ushort -> zero-ref "Inlining Arg"
;* V83 tmp58 [V83 ] ( 0, 0 ) ushort -> zero-ref "Inlining Arg"
;* V84 tmp59 [V84 ] ( 0, 0 ) ref -> zero-ref class-hnd "Inline return value spill temp"
; V84 tmp59 [V84,T64] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V85 tmp60 [V85,T54] ( 3, 5.84) int -> rdx "Inline stloc first use temp"
; V85 tmp60 [V85 ] ( 3, 6 ) byref -> [rbp-88H] must-init pinned "Inline stloc first use temp"
; V86 tmp61 [V86,T53] ( 3, 5.84) ref -> r9 class-hnd "Inline stloc first use temp"
; V86 tmp61 [V86,T47] ( 3, 6 ) long -> [rbp-90H]
; V87 tmp62 [V87,T66] ( 2, 4 ) long -> rax "Inline return value spill temp"
;* V87 tmp62 [V87 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V88 tmp63 [V88 ] ( 3, 6 ) byref -> [rbp-88H] must-init pinned "Inline stloc first use temp"
; V88 tmp63 [V88,T65] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V89 tmp64 [V89,T47] ( 3, 6 ) long -> [rbp-90H]
; V89 tmp64 [V89,T20] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
;* V90 tmp65 [V90 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V90 tmp65 [V90 ] ( 3, 6 ) byref -> [rbp-98H] must-init pinned "Inline stloc first use temp"
; V91 tmp66 [V91,T67] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V91 tmp66 [V91,T48] ( 3, 6 ) long -> rdx
; V92 tmp67 [V92,T21] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
;* V92 tmp67 [V92 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V93 tmp68 [V93 ] ( 3, 6 ) byref -> [rbp-98H] must-init pinned "Inline stloc first use temp"
; V93 tmp68 [V93,T66] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V94 tmp69 [V94,T48] ( 3, 6 ) long -> rdx
; V94 tmp69 [V94 ] ( 3, 6 ) byref -> [rbp-A0H] must-init pinned "Inline stloc first use temp"
;* V95 tmp70 [V95 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V95 tmp70 [V95,T49] ( 3, 6 ) long -> [rbp-A8H]
; V96 tmp71 [V96,T68] ( 2, 4 ) long -> rax "Inline return value spill temp"
;* V96 tmp71 [V96 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V97 tmp72 [V97 ] ( 3, 6 ) byref -> [rbp-A0H] must-init pinned "Inline stloc first use temp"
; V97 tmp72 [V97,T67] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V98 tmp73 [V98,T49] ( 3, 6 ) long -> [rbp-A8H]
; V98 tmp73 [V98,T21] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
;* V99 tmp74 [V99 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V99 tmp74 [V99 ] ( 3, 6 ) byref -> [rbp-B0H] must-init pinned "Inline stloc first use temp"
; V100 tmp75 [V100,T69] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V100 tmp75 [V100,T50] ( 3, 6 ) long -> rdx
; V101 tmp76 [V101,T22] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
;* V101 tmp76 [V101 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V102 tmp77 [V102 ] ( 3, 6 ) byref -> [rbp-B0H] must-init pinned "Inline stloc first use temp"
;* V102 tmp77 [V102 ] ( 0, 0 ) ref -> zero-ref class-hnd single-def "Inline return value spill temp"
; V103 tmp78 [V103,T50] ( 3, 6 ) long -> rdx
; V103 tmp78 [V103,T81] ( 4, 2 ) int -> rdi "Inline stloc first use temp"
;* V104 tmp79 [V104 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V104 tmp79 [V104,T90] ( 3, 1.50) ref -> rdx class-hnd "Inline stloc first use temp"
;* V105 tmp80 [V105 ] ( 0, 0 ) ref -> zero-ref class-hnd single-def "Inline return value spill temp"
; V105 tmp80 [V105,T99] ( 2, 1 ) long -> rax "Inline return value spill temp"
; V106 tmp81 [V106,T100] ( 3, 1.46) int -> rdi "Inline stloc first use temp"
; V106 tmp81 [V106,T76] ( 3, 3 ) ref -> rdi class-hnd single-def "Inlining Arg"
; V107 tmp82 [V107,T99] ( 3, 1.46) ref -> rdx class-hnd "Inline stloc first use temp"
; V107 tmp82 [V107 ] ( 3, 1.50) byref -> [rbp-B8H] must-init pinned "Inline stloc first use temp"
; V108 tmp83 [V108,T101] ( 2, 1 ) long -> rax "Inline return value spill temp"
; V108 tmp83 [V108,T97] ( 3, 1.50) long -> rdx
; V109 tmp84 [V109,T78] ( 3, 3 ) ref -> rdi class-hnd single-def "Inlining Arg"
;* V109 tmp84 [V109 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V110 tmp85 [V110 ] ( 3, 1.50) byref -> [rbp-B8H] must-init pinned "Inline stloc first use temp"
; V110 tmp85 [V110,T77] ( 3, 3 ) ref -> rdi class-hnd single-def "Inlining Arg"
; V111 tmp86 [V111,T97] ( 3, 1.50) long -> rdx
; V111 tmp86 [V111,T82] ( 4, 2 ) long -> rax "Inline stloc first use temp"
;* V112 tmp87 [V112 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V112 tmp87 [V112,T100] ( 2, 1 ) long -> rax "Inline return value spill temp"
; V113 tmp88 [V113,T79] ( 3, 3 ) ref -> rdi class-hnd single-def "Inlining Arg"
; V113 tmp88 [V113 ] ( 3, 1.50) byref -> [rbp-C0H] must-init pinned "Inline stloc first use temp"
; V114 tmp89 [V114,T83] ( 4, 2 ) long -> rax "Inline stloc first use temp"
; V114 tmp89 [V114,T98] ( 3, 1.50) long -> rdx
; V115 tmp90 [V115,T102] ( 2, 1 ) long -> rax "Inline return value spill temp"
;* V115 tmp90 [V115 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V116 tmp91 [V116 ] ( 3, 1.50) byref -> [rbp-C0H] must-init pinned "Inline stloc first use temp"
;* V116 tmp91 [V116,T68] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
; V117 tmp92 [V117,T98] ( 3, 1.50) long -> rdx
; V117 tmp92 [V117,T69] ( 2, 4 ) long -> rax "Inline return value spill temp"
;* V118 tmp93 [V118 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V118 tmp93 [V118,T22] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
;* V119 tmp94 [V119,T70] ( 0, 0 ) bool -> zero-ref "Inline return value spill temp"
; V119 tmp94 [V119 ] ( 3, 6 ) byref -> [rbp-C8H] must-init pinned "Inline stloc first use temp"
; V120 tmp95 [V120,T71] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V120 tmp95 [V120,T51] ( 3, 6 ) long -> rdx
; V121 tmp96 [V121,T23] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
;* V121 tmp96 [V121 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V122 tmp97 [V122 ] ( 3, 6 ) byref -> [rbp-C8H] must-init pinned "Inline stloc first use temp"
; V122 tmp97 [V122,T23] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
; V123 tmp98 [V123,T51] ( 3, 6 ) long -> rdx
; V123 tmp98 [V123,T28] ( 4, 8 ) long -> rax "Inline stloc first use temp"
;* V124 tmp99 [V124 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V124 tmp99 [V124,T70] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V125 tmp100 [V125,T24] ( 3, 12 ) ref -> rdi class-hnd "Inlining Arg"
; V125 tmp100 [V125 ] ( 3, 6 ) byref -> [rbp-D0H] must-init pinned "Inline stloc first use temp"
; V126 tmp101 [V126,T28] ( 4, 8 ) long -> rax "Inline stloc first use temp"
; V126 tmp101 [V126,T52] ( 3, 6 ) long -> rdx
; V127 tmp102 [V127,T72] ( 2, 4 ) long -> rax "Inline return value spill temp"
;* V127 tmp102 [V127 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V128 tmp103 [V128 ] ( 3, 6 ) byref -> [rbp-D0H] must-init pinned "Inline stloc first use temp"
; V128 tmp103 [V128,T71] ( 2, 4 ) long -> rax "Inline return value spill temp"
; V129 tmp104 [V129,T52] ( 3, 6 ) long -> rdx
; V129 tmp104 [V129 ] ( 3, 6 ) byref -> [rbp-D8H] must-init pinned "Inline stloc first use temp"
;* V130 tmp105 [V130 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V130 tmp105 [V130,T72] ( 2, 4 ) long -> rdx
; V131 tmp106 [V131,T73] ( 2, 4 ) long -> rax "Inline return value spill temp"
;* V131 tmp106 [V131 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V132 tmp107 [V132 ] ( 3, 6 ) byref -> [rbp-D8H] must-init pinned "Inline stloc first use temp"
; V132 tmp107 [V132,T33] ( 2, 8 ) long -> r11 "Cast away GC"
; V133 tmp108 [V133,T74] ( 2, 4 ) long -> rdx
; V133 tmp108 [V133,T34] ( 2, 8 ) long -> rdx "Cast away GC"
;* V134 tmp109 [V134 ] ( 0, 0 ) long -> zero-ref "Inline stloc first use temp"
; V134 tmp109 [V134,T35] ( 2, 8 ) long -> r11 "Cast away GC"
; V135 tmp110 [V135,T33] ( 2, 8 ) long -> r11 "Cast away GC"
; V135 tmp110 [V135,T36] ( 2, 8 ) long -> rdi "Cast away GC"
; V136 tmp111 [V136,T34] ( 2, 8 ) long -> rdx "Cast away GC"
; V136 tmp111 [V136,T37] ( 2, 8 ) long -> rdx "Cast away GC"
; V137 tmp112 [V137,T35] ( 2, 8 ) long -> r11 "Cast away GC"
; V137 tmp112 [V137,T38] ( 2, 8 ) long -> rdi "Cast away GC"
; V138 tmp113 [V138,T36] ( 2, 8 ) long -> rdi "Cast away GC"
; V138 tmp113 [V138,T39] ( 2, 8 ) long -> rdx "Cast away GC"
; V139 tmp114 [V139,T37] ( 2, 8 ) long -> rdx "Cast away GC"
; V139 tmp114 [V139,T88] ( 2, 2 ) long -> rdx "Cast away GC"
; V140 tmp115 [V140,T38] ( 2, 8 ) long -> rdi "Cast away GC"
; V140 tmp115 [V140,T89] ( 2, 2 ) long -> rdx "Cast away GC"
; V141 tmp116 [V141,T39] ( 2, 8 ) long -> rdx "Cast away GC"
; V141 tmp116 [V141,T40] ( 2, 8 ) long -> rdx "Cast away GC"
; V142 tmp117 [V142,T89] ( 2, 2 ) long -> rdx "Cast away GC"
; V142 tmp117 [V142,T41] ( 2, 8 ) long -> rdx "Cast away GC"
; V143 tmp118 [V143,T90] ( 2, 2 ) long -> rdx "Cast away GC"
; V143 tmp118 [V143,T42] ( 2, 8 ) long -> rdx "Cast away GC"
; V144 tmp119 [V144,T40] ( 2, 8 ) long -> rdx "Cast away GC"
; V144 cse0 [V144,T101] ( 2, 1 ) int -> r11 "CSE - conservative"
; V145 tmp120 [V145,T41] ( 2, 8 ) long -> rdx "Cast away GC"
; V146 tmp121 [V146,T42] ( 2, 8 ) long -> rdx "Cast away GC"
; V147 cse0 [V147,T103] ( 2, 1 ) int -> r11 "CSE - conservative"
;
;
; Lcl frame size = 216
; Lcl frame size = 216


G_M4653_IG01:
G_M4653_IG01:
push rbp
push rbp
push r15
push r15
push r14
push r14
push r13
push r13
push r12
push r12
push rbx
push rbx
sub rsp, 216
sub rsp, 216
lea rbp, [rsp+100H]
lea rbp, [rsp+100H]
xor eax, eax
xor eax, eax
mov qword ptr [rbp-D8H], rax
mov qword ptr [rbp-D8H], rax
vxorps xmm8, xmm8
vxorps xmm8, xmm8
mov rax, -96
mov rax, -96
vmovdqa xmmword ptr [rbp+rax-70H], xmm8
vmovdqa xmmword ptr [rbp+rax-70H], xmm8
vmovdqa xmmword ptr [rbp+rax-60H], xmm8
vmovdqa xmmword ptr [rbp+rax-60H], xmm8
vmovdqa xmmword ptr [rbp+rax-50H], xmm8
vmovdqa xmmword ptr [rbp+rax-50H], xmm8
add rax, 48
add rax, 48