Untitled Diff
생성일 비교 결과 만료 없음
21 삭제
| 행 | |
|---|---|
| 총 | |
| 삭제 | |
| 글자 | |
| 총 | |
| 삭제 | |
17 추가
| 행 | |
|---|---|
| 총 | |
| 추가 | |
| 글자 | |
| 총 | |
| 추가 | |
class LclVarDsc size(96):
class LclVarDsc size(88):
+---
+---
0. | var_types lvType (bitstart=0,nbits=5)
0. | var_types lvType (bitstart=0,nbits=5)
0. | lvIsParam (bitstart=5,nbits=1)
0. | lvIsParam (bitstart=5,nbits=1)
0. | lvIsRegArg (bitstart=6,nbits=1)
0. | lvIsRegArg (bitstart=6,nbits=1)
0. | lvFramePointerBased (bitstart=7,nbits=1)
0. | lvFramePointerBased (bitstart=7,nbits=1)
1. | lvOnFrame (bitstart=0,nbits=1)
1. | lvOnFrame (bitstart=0,nbits=1)
1. | lvRegister (bitstart=1,nbits=1)
1. | lvRegister (bitstart=1,nbits=1)
1. | lvTracked (bitstart=2,nbits=1)
1. | lvTracked (bitstart=2,nbits=1)
1. | lvPinned (bitstart=3,nbits=1)
1. | lvPinned (bitstart=3,nbits=1)
1. | lvMustInit (bitstart=4,nbits=1)
1. | lvMustInit (bitstart=4,nbits=1)
1. | m_addrExposed (bitstart=5,nbits=1)
1. | m_addrExposed (bitstart=5,nbits=1)
1. | lvDoNotEnregister (bitstart=6,nbits=1)
1. | lvDoNotEnregister (bitstart=6,nbits=1)
1. | lvFieldAccessed (bitstart=7,nbits=1)
1. | lvFieldAccessed (bitstart=7,nbits=1)
2. | lvLiveInOutOfHndlr (bitstart=0,nbits=1)
2. | lvLiveInOutOfHndlr (bitstart=0,nbits=1)
2. | lvInSsa (bitstart=1,nbits=1)
2. | lvInSsa (bitstart=1,nbits=1)
2. | lvIsCSE (bitstart=2,nbits=1)
2. | lvIsCSE (bitstart=2,nbits=1)
2. | lvHasLdAddrOp (bitstart=3,nbits=1)
2. | lvHasLdAddrOp (bitstart=3,nbits=1)
2. | lvHasILStoreOp (bitstart=4,nbits=1)
2. | lvHasILStoreOp (bitstart=4,nbits=1)
2. | lvHasMultipleILStoreOp (bitstart=5,nbits=1)
2. | lvHasMultipleILStoreOp (bitstart=5,nbits=1)
2. | lvIsTemp (bitstart=6,nbits=1)
2. | lvIsTemp (bitstart=6,nbits=1)
2. | lvIsImplicitByRef (bitstart=7,nbits=1)
2. | lvIsImplicitByRef (bitstart=7,nbits=1)
3. | lvIsBoolean (bitstart=0,nbits=1)
3. | lvIsBoolean (bitstart=0,nbits=1)
3. | lvSingleDef (bitstart=1,nbits=1)
3. | lvSingleDef (bitstart=1,nbits=1)
3. | lvSingleDefRegCandidate (bitstart=2,nbits=1)
3. | lvSingleDefRegCandidate (bitstart=2,nbits=1)
3. | lvDisqualifySingleDefRegCandidate (bitstart=3,nbits=1)
3. | lvDisqualifySingleDefRegCandidate (bitstart=3,nbits=1)
3. | lvSpillAtSingleDef (bitstart=4,nbits=1)
3. | lvSpillAtSingleDef (bitstart=4,nbits=1)
3. | lvDisqualify (bitstart=5,nbits=1)
3. | lvDisqualify (bitstart=5,nbits=1)
3. | lvVolatileHint (bitstart=6,nbits=1)
3. | lvVolatileHint (bitstart=6,nbits=1)
3. | lvQuirkToLong (bitstart=7,nbits=1)
3. | lvQuirkToLong (bitstart=7,nbits=1)
4. | lvIsPtr (bitstart=0,nbits=1)
4. | lvIsPtr (bitstart=0,nbits=1)
4. | lvIsUnsafeBuffer (bitstart=1,nbits=1)
4. | lvIsUnsafeBuffer (bitstart=1,nbits=1)
4. | lvPromoted (bitstart=2,nbits=1)
4. | lvPromoted (bitstart=2,nbits=1)
4. | lvIsStructField (bitstart=3,nbits=1)
4. | lvIsStructField (bitstart=3,nbits=1)
4. | lvContainsHoles (bitstart=4,nbits=1)
4. | lvContainsHoles (bitstart=4,nbits=1)
4. | lvCustomLayout (bitstart=5,nbits=1)
4. | lvCustomLayout (bitstart=5,nbits=1)
4. | lvIsMultiRegArg (bitstart=6,nbits=1)
4. | lvIsMultiRegArg (bitstart=6,nbits=1)
4. | lvIsMultiRegRet (bitstart=7,nbits=1)
4. | lvIsMultiRegRet (bitstart=7,nbits=1)
5. | lvLRACandidate (bitstart=0,nbits=1)
5. | lvLRACandidate (bitstart=0,nbits=1)
5. | lvSIMDType (bitstart=1,nbits=1)
5. | lvUsedInSIMDIntrinsic (bitstart=1,nbits=1)
5. | lvUsedInSIMDIntrinsic (bitstart=2,nbits=1)
5. | lvSimdBaseJitType (bitstart=2,nbits=5)
5. | lvSimdBaseJitType (bitstart=3,nbits=5)
5. | lvRegStruct (bitstart=7,nbits=1)
6. | lvRegStruct (bitstart=0,nbits=1)
6. | lvClassIsExact (bitstart=0,nbits=1)
6. | lvClassIsExact (bitstart=1,nbits=1)
6. | lvImplicitlyReferenced (bitstart=1,nbits=1)
6. | lvImplicitlyReferenced (bitstart=2,nbits=1)
6. | lvSuppressedZeroInit (bitstart=2,nbits=1)
6. | lvSuppressedZeroInit (bitstart=3,nbits=1)
6. | lvHasExplicitInit (bitstart=3,nbits=1)
6. | lvHasExplicitInit (bitstart=4,nbits=1)
6. | lvIsOSRLocal (bitstart=4,nbits=1)
6. | lvIsOSRLocal (bitstart=5,nbits=1)
6. | lvIsNeverNegative (bitstart=5,nbits=1)
6. | lvIsNeverNegative (bitstart=6,nbits=1)
| <alignment member> (size=1)
| <alignment member> (size=1)
8 | lvFieldLclStart
8 | lvFieldLclStart
8 | lvParentLcl
8 | lvParentLcl
12 | lvFieldCnt
12 | lvFieldCnt
13 | lvFldOffset
13 | lvFldOffset
14 | lvFldOrdinal
14 | lvFldOrdinal
15. | lvAllDefsAreNoGc (bitstart=0,nbits=1)
15. | lvAllDefsAreNoGc (bitstart=0,nbits=1)
16 | _lvRegNum
16 | _lvRegNum
17 | _lvArgReg
17 | _lvArgReg
18 | _lvArgInitReg
18 | _lvArgInitReg
| <alignment member> (size=1)
| <alignment member> (size=1)
20 | lvVarIndex
20 | lvVarIndex
22 | m_lvRefCnt
22 | m_lvRefCnt
24 | m_lvRefCntWtd
24 | m_lvRefCntWtd
32 | lvStkOffs
32 | lvStkOffs
36 | lvExactSize
36 | lvSlotNum
40 | lvSlotNum
40 | lvClassHnd
| <alignment member> (size=4)
48 | m_layout
48 | lvClassHnd
56 | lvRefBlks
56 | m_layout
64 | lvDefStmt
64 | lvRefBlks
72 | ?$SsaDefArray@VLclSsaVarDsc@@ lvPerSsaData
72 | lvDefStmt
80 | ?$SsaDefArray@VLclSsaVarDsc@@ lvPerSsaData
+---
+---