比較文本

尋找兩個文字檔案之間的差異

即時編輯器

摺疊未變更行

關閉換行

檢視

比對精度

語法突出顯示

Diffchecker Desktop 執行Diffchecker最安全的方式。取得Diffchecker桌面應用程式：您的差異永遠不會離開您的電腦！取得桌面版

Untitled diff

建立於 9 年前差異永不過期

141 刪除

行
總計
刪除

字符
總計
刪除

要繼續使用此功能，請升級到 Diffchecker Pro 查看價格

134 行

117 新增

行
總計
新增

字符
總計
新增

要繼續使用此功能，請升級到 Diffchecker Pro 查看價格

128 行

###############################################################

## Location constraints for the Parallella-I board

## 3/12/14 F. Huettig

## Updated to XDC format 7/1/14 F. Huettig

####

## This file defines pin locations & standards for the Parallella-I

## and Zynq 7010 or 7020. See the file parallella_z7020_loc.ucf

## for pins added with the 7020.

## Timing constraints are defined elsewhere.

###############################################################

# NOTE: IOSTANDARDS for e-link and gpio have been removed

# from these files. IOSTANDARDS are to be set in the

# verilog instead.

#######################

# Configuration Pins

#######################

set_property CFGBVS VCCO [current_design]

set_property CONFIG_VOLTAGE 3.3 [current_design]

#######################

# HDMI constraints

#######################

#TODO: Include for hdmi design

#set_property IOSTANDARD LVCMOS25 [get_ports {HDMI_*}]

set_property IOSTANDARD LVCMOS25 [get_ports {hdmi_*}]

set_property PACKAGE_PIN Y18 [get_ports {hdmi_d[8]}]

#set_property PACKAGE_PIN Y18 [get_ports {HDMI_D[8]}]

set_property PACKAGE_PIN W18 [get_ports {hdmi_d[9]}]

#set_property PACKAGE_PIN W18 [get_ports {HDMI_D[9]}]

set_property PACKAGE_PIN V18 [get_ports {hdmi_d[10]}]

#set_property PACKAGE_PIN V18 [get_ports {HDMI_D[10]}]

set_property PACKAGE_PIN V15 [get_ports {hdmi_d[11]}]

#set_property PACKAGE_PIN V15 [get_ports {HDMI_D[11]}]

set_property PACKAGE_PIN R18 [get_ports {hdmi_d[12]}]

#set_property PACKAGE_PIN R18 [get_ports {HDMI_D[12]}]

set_property PACKAGE_PIN P18 [get_ports {hdmi_d[13]}]

#set_property PACKAGE_PIN P18 [get_ports {HDMI_D[13]}]

set_property PACKAGE_PIN Y19 [get_ports {hdmi_d[14]}]

#set_property PACKAGE_PIN Y19 [get_ports {HDMI_D[14]}]

set_property PACKAGE_PIN W19 [get_ports {hdmi_d[15]}]

#set_property PACKAGE_PIN W19 [get_ports {HDMI_D[15]}]

set_property PACKAGE_PIN W15 [get_ports {hdmi_d[16]}]

#set_property PACKAGE_PIN W15 [get_ports {HDMI_D[16]}]

set_property PACKAGE_PIN T19 [get_ports {hdmi_d[17]}]

#set_property PACKAGE_PIN T19 [get_ports {HDMI_D[17]}]

set_property PACKAGE_PIN R19 [get_ports {hdmi_d[18]}]

#set_property PACKAGE_PIN R19 [get_ports {HDMI_D[18]}]

set_property PACKAGE_PIN P19 [get_ports {hdmi_d[19]}]

#set_property PACKAGE_PIN P19 [get_ports {HDMI_D[19]}]

set_property PACKAGE_PIN W20 [get_ports {hdmi_d[20]}]

#set_property PACKAGE_PIN W20 [get_ports {HDMI_D[20]}]

set_property PACKAGE_PIN V20 [get_ports {hdmi_d[21]}]

#set_property PACKAGE_PIN V20 [get_ports {HDMI_D[21]}]

set_property PACKAGE_PIN U20 [get_ports {hdmi_d[22]}]

#set_property PACKAGE_PIN U20 [get_ports {HDMI_D[22]}]

set_property PACKAGE_PIN T20 [get_ports {hdmi_d[23]}]

#set_property PACKAGE_PIN T20 [get_ports {HDMI_D[23]}]

set_property PACKAGE_PIN R17 [get_ports hdmi_clk]

#set_property PACKAGE_PIN R17 [get_ports HDMI_CLK]

set_property PACKAGE_PIN V17 [get_ports hdmi_vsync]

#set_property PACKAGE_PIN V17 [get_ports HDMI_VSYNC]

set_property PACKAGE_PIN T17 [get_ports hdmi_hsync]

#set_property PACKAGE_PIN T17 [get_ports HDMI_HSYNC]

set_property PACKAGE_PIN Y17 [get_ports hdmi_de]

#set_property PACKAGE_PIN Y17 [get_ports HDMI_DE]

set_property PACKAGE_PIN Y16 [get_ports hdmi_spdif]

#set_property PACKAGE_PIN Y16 [get_ports HDMI_SPDIF]

set_property PACKAGE_PIN P20 [get_ports hdmi_int]

#set_property PACKAGE_PIN P20 [get_ports HDMI_INT]

#####################

# I2C

#####################

set_property PACKAGE_PIN N18 [get_ports I2C_SCL]

set_property IOSTANDARD LVCMOS25 [get_ports {i2c_*}]

set_property IOSTANDARD LVCMOS25 [get_ports I2C_SCL]

set_property PACKAGE_PIN N18 [get_ports i2c_scl]

set_property PACKAGE_PIN N17 [get_ports I2C_SDA]

set_property PACKAGE_PIN N17 [get_ports i2c_sda]

set_property IOSTANDARD LVCMOS25 [get_ports I2C_SDA]

#####################

# MISC

# Epiphany Reset

#####################

#set_property PACKAGE_PIN R16 [get_ports TURBO_MODE]

set_property IOSTANDARD LVCMOS25 [get_ports {chip_nreset}]

#set_property IOSTANDARD LVCMOS25 [get_ports TURBO_MODE]

set_property PACKAGE_PIN G14 [get_ports {chip_nreset}]

#set_property PACKAGE_PIN N20 [get_ports PROG_IO]

#set_property IOSTANDARD LVCMOS25 [get_ports PROG_IO]

#####################

# Epiphany Interface

# Epiphany Clock

#####################

set_property PACKAGE_PIN G14 [get_ports {DSP_RESET_N[0]}]

set_property IOSTANDARD LVDS_25 [get_ports {cclk*}]

set_property IOSTANDARD LVCMOS25 [get_ports {DSP_RESET_N[0]}]

set_property PACKAGE_PIN H17 [get_ports cclk_n]

set_property DRIVE 4 [get_ports {DSP_RESET_N[0]}]

set_property PACKAGE_PIN H17 [get_ports CCLK_N]

#####################

set_property PACKAGE_PIN F17 [get_ports TX_lclk_n]

# Epiphany TX

set_property PACKAGE_PIN A20 [get_ports {TX_data_n[0]}]

#####################

set_property PACKAGE_PIN B20 [get_ports {TX_data_n[1]}]

set_property IOSTANDARD LVDS_25 [get_ports {txo*}]

set_property PACKAGE_PIN D20 [get_ports {TX_data_n[2]}]

set_property IOSTANDARD LVDS_25 [get_ports {txi*}]

set_property PACKAGE_PIN E19 [get_ports {TX_data_n[3]}]

set_property PACKAGE_PIN F17 [get_ports txo_lclk_n]

set_property PACKAGE_PIN D18 [get_ports {TX_data_n[4]}]

set_property PACKAGE_PIN A20 [get_ports {txo_data_n[0]}]

set_property PACKAGE_PIN F20 [get_ports {TX_data_n[5]}]

set_property PACKAGE_PIN B20 [get_ports {txo_data_n[1]}]

set_property PACKAGE_PIN G18 [get_ports {TX_data_n[6]}]

set_property PACKAGE_PIN D20 [get_ports {txo_data_n[2]}]

set_property PACKAGE_PIN G20 [get_ports {TX_data_n[7]}]

set_property PACKAGE_PIN E19 [get_ports {txo_data_n[3]}]

set_property PACKAGE_PIN G15 [get_ports TX_frame_n]

set_property PACKAGE_PIN D18 [get_ports {txo_data_n[4]}]

set_property PACKAGE_PIN J15 [get_ports TX_rd_wait_p]

set_property PACKAGE_PIN F20 [get_ports {txo_data_n[5]}]

set_property IOSTANDARD LVCMOS25 [get_ports TX_rd_wait_p]

set_property PACKAGE_PIN G18 [get_ports {txo_data_n[6]}]

#NET "RXO_RD_WAIT_N" LOC = "H17";

set_property PACKAGE_PIN G20 [get_ports {txo_data_n[7]}]

set_property PACKAGE_PIN H18 [get_ports TX_wr_wait_n]

set_property PACKAGE_PIN G15 [get_ports txo_frame_n]

set_property PACKAGE_PIN K18 [get_ports RX_lclk_n]

set_property PACKAGE_PIN H18 [get_ports txi_wr_wait_n]

set_property PACKAGE_PIN J19 [get_ports {RX_data_n[0]}]

set_property PACKAGE_PIN L15 [get_ports {RX_data_n[1]}]

#####################

set_property PACKAGE_PIN L17 [get_ports {RX_data_n[2]}]

# Wait signals

set_property PACKAGE_PIN M15 [get_ports {RX_data_n[3]}]

#####################

set_property PACKAGE_PIN L20 [get_ports {RX_data_n[4]}]

set_property IOSTANDARD LVCMOS25 [get_ports {txi_rd_wait_*}]

set_property PACKAGE_PIN M20 [get_ports {RX_data_n[5]}]

set_property PACKAGE_PIN J15 [get_ports txi_rd_wait_p]

set_property PACKAGE_PIN M18 [get_ports {RX_data_n[6]}]

set_property PACKAGE_PIN N16 [get_ports {RX_data_n[7]}]

set_property PACKAGE_PIN H20 [get_ports RX_frame_n]

#####################

set_property PACKAGE_PIN J14 [get_ports RX_rd_wait_n]

# Epiphany RX

set_property PACKAGE_PIN J16 [get_ports RX_wr_wait_n]

#####################

set_property IOSTANDARD LVDS_25 [get_ports {rx*}]

set_property PACKAGE_PIN K18 [get_ports rxi_lclk_n]

set_property PACKAGE_PIN J19 [get_ports {rxi_data_n[0]}]

set_property PACKAGE_PIN L15 [get_ports {rxi_data_n[1]}]

set_property PACKAGE_PIN L17 [get_ports {rxi_data_n[2]}]

set_property PACKAGE_PIN M15 [get_ports {rxi_data_n[3]}]

set_property PACKAGE_PIN L20 [get_ports {rxi_data_n[4]}]

set_property PACKAGE_PIN M20 [get_ports {rxi_data_n[5]}]

set_property PACKAGE_PIN M18 [get_ports {rxi_data_n[6]}]

set_property PACKAGE_PIN N16 [get_ports {rxi_data_n[7]}]

set_property PACKAGE_PIN H20 [get_ports rxi_frame_n]

set_property PACKAGE_PIN J14 [get_ports rxo_rd_wait_n]

set_property PACKAGE_PIN J16 [get_ports rxo_wr_wait_n]

#######################

# GPIO

# First 12 pairs are present on all parts, next 12 on 7020 only

#######################

set_property PACKAGE_PIN T16 [get_ports {GPIO_P[0]}]

set_property IOSTANDARD LVCMOS25 [get_ports {gpio*}]

set_property PACKAGE_PIN U17 [get_ports {GPIO_N[0]}]

set_property PACKAGE_PIN T16 [get_ports {gpio_p[0]}]

set_property PACKAGE_PIN V16 [get_ports {GPIO_P[1]}]

set_property PACKAGE_PIN U17 [get_ports {gpio_n[0]}]

set_property PACKAGE_PIN W16 [get_ports {GPIO_N[1]}]

set_property PACKAGE_PIN V16 [get_ports {gpio_p[1]}]

set_property PACKAGE_PIN P15 [get_ports {GPIO_P[2]}]

set_property PACKAGE_PIN W16 [get_ports {gpio_n[1]}]

set_property PACKAGE_PIN P16 [get_ports {GPIO_N[2]}]

set_property PACKAGE_PIN P15 [get_ports {gpio_p[2]}]

set_property PACKAGE_PIN U18 [get_ports {GPIO_P[3]}]

set_property PACKAGE_PIN P16 [get_ports {gpio_n[2]}]

set_property PACKAGE_PIN U19 [get_ports {GPIO_N[3]}]

set_property PACKAGE_PIN U18 [get_ports {gpio_p[3]}]

set_property PACKAGE_PIN P14 [get_ports {GPIO_P[4]}]

set_property PACKAGE_PIN U19 [get_ports {gpio_n[3]}]

set_property PACKAGE_PIN R14 [get_ports {GPIO_N[4]}]

set_property PACKAGE_PIN P14 [get_ports {gpio_p[4]}]

set_property PACKAGE_PIN T14 [get_ports {GPIO_P[5]}]

set_property PACKAGE_PIN R14 [get_ports {gpio_n[4]}]

set_property PACKAGE_PIN T15 [get_ports {GPIO_N[5]}]

set_property PACKAGE_PIN T14 [get_ports {gpio_p[5]}]

set_property PACKAGE_PIN U14 [get_ports {GPIO_P[6]}]

set_property PACKAGE_PIN T15 [get_ports {gpio_n[5]}]

set_property PACKAGE_PIN U15 [get_ports {GPIO_N[6]}]

set_property PACKAGE_PIN U14 [get_ports {gpio_p[6]}]

set_property PACKAGE_PIN W14 [get_ports {GPIO_P[7]}]

set_property PACKAGE_PIN U15 [get_ports {gpio_n[6]}]

set_property PACKAGE_PIN Y14 [get_ports {GPIO_N[7]}]

set_property PACKAGE_PIN W14 [get_ports {gpio_p[7]}]

set_property PACKAGE_PIN U13 [get_ports {GPIO_P[8]}]

set_property PACKAGE_PIN Y14 [get_ports {gpio_n[7]}]

set_property PACKAGE_PIN V13 [get_ports {GPIO_N[8]}]

set_property PACKAGE_PIN U13 [get_ports {gpio_p[8]}]

set_property PACKAGE_PIN V12 [get_ports {GPIO_P[9]}]

set_property PACKAGE_PIN V13 [get_ports {gpio_n[8]}]

set_property PACKAGE_PIN W13 [get_ports {GPIO_N[9]}]

set_property PACKAGE_PIN V12 [get_ports {gpio_p[9]}]

set_property PACKAGE_PIN T12 [get_ports {GPIO_P[10]}]

set_property PACKAGE_PIN W13 [get_ports {gpio_n[9]}]

set_property PACKAGE_PIN U12 [get_ports {GPIO_N[10]}]

set_property PACKAGE_PIN T12 [get_ports {gpio_p[10]}]

set_property PACKAGE_PIN T11 [get_ports {GPIO_P[11]}]

set_property PACKAGE_PIN U12 [get_ports {gpio_n[10]}]

set_property PACKAGE_PIN T10 [get_ports {GPIO_N[11]}]

set_property PACKAGE_PIN T11 [get_ports {gpio_p[11]}]

set_property PACKAGE_PIN T10 [get_ports {gpio_n[11]}]

已保存差異

原始文本

開啟檔案

###############################################################
##  Location constraints for the Parallella-I board
##  3/12/14 F. Huettig
##  Updated to XDC format 7/1/14 F. Huettig
####
## This file defines pin locations & standards for the Parallella-I
##   and Zynq 7010 or 7020.  See the file parallella_z7020_loc.ucf
##    for pins added with the 7020.
## Timing constraints are defined elsewhere.
###############################################################

#  NOTE:  IOSTANDARDS for e-link and gpio have been removed
#    from these files.  IOSTANDARDS are to be set in the
#    verilog instead.

#######################
# Configuration Pins
#######################
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

#######################
# HDMI constraints
#######################

#set_property IOSTANDARD LVCMOS25 [get_ports {HDMI_*}]

#set_property PACKAGE_PIN Y18 [get_ports {HDMI_D[8]}]
#set_property PACKAGE_PIN W18 [get_ports {HDMI_D[9]}]
#set_property PACKAGE_PIN V18 [get_ports {HDMI_D[10]}]
#set_property PACKAGE_PIN V15 [get_ports {HDMI_D[11]}]
#set_property PACKAGE_PIN R18 [get_ports {HDMI_D[12]}]
#set_property PACKAGE_PIN P18 [get_ports {HDMI_D[13]}]
#set_property PACKAGE_PIN Y19 [get_ports {HDMI_D[14]}]
#set_property PACKAGE_PIN W19 [get_ports {HDMI_D[15]}]
#set_property PACKAGE_PIN W15 [get_ports {HDMI_D[16]}]
#set_property PACKAGE_PIN T19 [get_ports {HDMI_D[17]}]
#set_property PACKAGE_PIN R19 [get_ports {HDMI_D[18]}]
#set_property PACKAGE_PIN P19 [get_ports {HDMI_D[19]}]
#set_property PACKAGE_PIN W20 [get_ports {HDMI_D[20]}]
#set_property PACKAGE_PIN V20 [get_ports {HDMI_D[21]}]
#set_property PACKAGE_PIN U20 [get_ports {HDMI_D[22]}]
#set_property PACKAGE_PIN T20 [get_ports {HDMI_D[23]}]
#set_property PACKAGE_PIN R17 [get_ports HDMI_CLK]
#set_property PACKAGE_PIN V17 [get_ports HDMI_VSYNC]
#set_property PACKAGE_PIN T17 [get_ports HDMI_HSYNC]
#set_property PACKAGE_PIN Y17 [get_ports HDMI_DE]
#set_property PACKAGE_PIN Y16 [get_ports HDMI_SPDIF]
#set_property PACKAGE_PIN P20 [get_ports HDMI_INT]

#####################
# I2C
#####################
set_property PACKAGE_PIN N18 [get_ports I2C_SCL]
set_property IOSTANDARD LVCMOS25 [get_ports I2C_SCL]
set_property PACKAGE_PIN N17 [get_ports I2C_SDA]
set_property IOSTANDARD LVCMOS25 [get_ports I2C_SDA]

#####################
# MISC
#####################
#set_property PACKAGE_PIN R16 [get_ports TURBO_MODE]
#set_property IOSTANDARD LVCMOS25 [get_ports TURBO_MODE]
#set_property PACKAGE_PIN N20 [get_ports PROG_IO]
#set_property IOSTANDARD LVCMOS25 [get_ports PROG_IO]

#####################
# Epiphany Interface
#####################
set_property PACKAGE_PIN G14 [get_ports {DSP_RESET_N[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {DSP_RESET_N[0]}]
set_property DRIVE 4 [get_ports {DSP_RESET_N[0]}]

set_property PACKAGE_PIN H17 [get_ports CCLK_N]
set_property PACKAGE_PIN F17 [get_ports TX_lclk_n]
set_property PACKAGE_PIN A20 [get_ports {TX_data_n[0]}]
set_property PACKAGE_PIN B20 [get_ports {TX_data_n[1]}]
set_property PACKAGE_PIN D20 [get_ports {TX_data_n[2]}]
set_property PACKAGE_PIN E19 [get_ports {TX_data_n[3]}]
set_property PACKAGE_PIN D18 [get_ports {TX_data_n[4]}]
set_property PACKAGE_PIN F20 [get_ports {TX_data_n[5]}]
set_property PACKAGE_PIN G18 [get_ports {TX_data_n[6]}]
set_property PACKAGE_PIN G20 [get_ports {TX_data_n[7]}]
set_property PACKAGE_PIN G15 [get_ports TX_frame_n]
set_property PACKAGE_PIN J15 [get_ports TX_rd_wait_p]
set_property IOSTANDARD LVCMOS25 [get_ports TX_rd_wait_p]
#NET "RXO_RD_WAIT_N" LOC = "H17";
set_property PACKAGE_PIN H18 [get_ports TX_wr_wait_n]
set_property PACKAGE_PIN K18 [get_ports RX_lclk_n]
set_property PACKAGE_PIN J19 [get_ports {RX_data_n[0]}]
set_property PACKAGE_PIN L15 [get_ports {RX_data_n[1]}]
set_property PACKAGE_PIN L17 [get_ports {RX_data_n[2]}]
set_property PACKAGE_PIN M15 [get_ports {RX_data_n[3]}]
set_property PACKAGE_PIN L20 [get_ports {RX_data_n[4]}]
set_property PACKAGE_PIN M20 [get_ports {RX_data_n[5]}]
set_property PACKAGE_PIN M18 [get_ports {RX_data_n[6]}]
set_property PACKAGE_PIN N16 [get_ports {RX_data_n[7]}]
set_property PACKAGE_PIN H20 [get_ports RX_frame_n]
set_property PACKAGE_PIN J14 [get_ports RX_rd_wait_n]
set_property PACKAGE_PIN J16 [get_ports RX_wr_wait_n]

#######################
# GPIO
#  First 12 pairs are present on all parts, next 12 on 7020 only
#######################
set_property PACKAGE_PIN T16 [get_ports {GPIO_P[0]}]
set_property PACKAGE_PIN U17 [get_ports {GPIO_N[0]}]
set_property PACKAGE_PIN V16 [get_ports {GPIO_P[1]}]
set_property PACKAGE_PIN W16 [get_ports {GPIO_N[1]}]
set_property PACKAGE_PIN P15 [get_ports {GPIO_P[2]}]
set_property PACKAGE_PIN P16 [get_ports {GPIO_N[2]}]
set_property PACKAGE_PIN U18 [get_ports {GPIO_P[3]}]
set_property PACKAGE_PIN U19 [get_ports {GPIO_N[3]}]
set_property PACKAGE_PIN P14 [get_ports {GPIO_P[4]}]
set_property PACKAGE_PIN R14 [get_ports {GPIO_N[4]}]
set_property PACKAGE_PIN T14 [get_ports {GPIO_P[5]}]
set_property PACKAGE_PIN T15 [get_ports {GPIO_N[5]}]
set_property PACKAGE_PIN U14 [get_ports {GPIO_P[6]}]
set_property PACKAGE_PIN U15 [get_ports {GPIO_N[6]}]
set_property PACKAGE_PIN W14 [get_ports {GPIO_P[7]}]
set_property PACKAGE_PIN Y14 [get_ports {GPIO_N[7]}]
set_property PACKAGE_PIN U13 [get_ports {GPIO_P[8]}]
set_property PACKAGE_PIN V13 [get_ports {GPIO_N[8]}]
set_property PACKAGE_PIN V12 [get_ports {GPIO_P[9]}]
set_property PACKAGE_PIN W13 [get_ports {GPIO_N[9]}]
set_property PACKAGE_PIN T12 [get_ports {GPIO_P[10]}]
set_property PACKAGE_PIN U12 [get_ports {GPIO_N[10]}]
set_property PACKAGE_PIN T11 [get_ports {GPIO_P[11]}]
set_property PACKAGE_PIN T10 [get_ports {GPIO_N[11]}]

更改後文本

開啟檔案

#######################
# Configuration Pins
#######################
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

#######################
# HDMI constraints
#######################
#TODO: Include for hdmi design
set_property IOSTANDARD LVCMOS25 [get_ports {hdmi_*}]
set_property PACKAGE_PIN Y18 [get_ports {hdmi_d[8]}]
set_property PACKAGE_PIN W18 [get_ports {hdmi_d[9]}]
set_property PACKAGE_PIN V18 [get_ports {hdmi_d[10]}]
set_property PACKAGE_PIN V15 [get_ports {hdmi_d[11]}]
set_property PACKAGE_PIN R18 [get_ports {hdmi_d[12]}]
set_property PACKAGE_PIN P18 [get_ports {hdmi_d[13]}]
set_property PACKAGE_PIN Y19 [get_ports {hdmi_d[14]}]
set_property PACKAGE_PIN W19 [get_ports {hdmi_d[15]}]
set_property PACKAGE_PIN W15 [get_ports {hdmi_d[16]}]
set_property PACKAGE_PIN T19 [get_ports {hdmi_d[17]}]
set_property PACKAGE_PIN R19 [get_ports {hdmi_d[18]}]
set_property PACKAGE_PIN P19 [get_ports {hdmi_d[19]}]
set_property PACKAGE_PIN W20 [get_ports {hdmi_d[20]}]
set_property PACKAGE_PIN V20 [get_ports {hdmi_d[21]}]
set_property PACKAGE_PIN U20 [get_ports {hdmi_d[22]}]
set_property PACKAGE_PIN T20 [get_ports {hdmi_d[23]}]
set_property PACKAGE_PIN R17 [get_ports hdmi_clk]
set_property PACKAGE_PIN V17 [get_ports hdmi_vsync]
set_property PACKAGE_PIN T17 [get_ports hdmi_hsync]
set_property PACKAGE_PIN Y17 [get_ports hdmi_de]
set_property PACKAGE_PIN Y16 [get_ports hdmi_spdif]
set_property PACKAGE_PIN P20 [get_ports hdmi_int]

#####################
# I2C
#####################
set_property IOSTANDARD LVCMOS25 [get_ports {i2c_*}]
set_property PACKAGE_PIN N18 [get_ports i2c_scl]
set_property PACKAGE_PIN N17 [get_ports i2c_sda]

#####################
# Epiphany Reset
#####################
set_property IOSTANDARD LVCMOS25 [get_ports {chip_nreset}]
set_property PACKAGE_PIN G14 [get_ports {chip_nreset}]

#####################
# Epiphany Clock
#####################
set_property IOSTANDARD LVDS_25 [get_ports {cclk*}]
set_property PACKAGE_PIN H17 [get_ports cclk_n]

#####################
# Epiphany TX
#####################
set_property IOSTANDARD LVDS_25 [get_ports {txo*}]
set_property IOSTANDARD LVDS_25 [get_ports {txi*}]
set_property PACKAGE_PIN F17 [get_ports txo_lclk_n]
set_property PACKAGE_PIN A20 [get_ports {txo_data_n[0]}]
set_property PACKAGE_PIN B20 [get_ports {txo_data_n[1]}]
set_property PACKAGE_PIN D20 [get_ports {txo_data_n[2]}]
set_property PACKAGE_PIN E19 [get_ports {txo_data_n[3]}]
set_property PACKAGE_PIN D18 [get_ports {txo_data_n[4]}]
set_property PACKAGE_PIN F20 [get_ports {txo_data_n[5]}]
set_property PACKAGE_PIN G18 [get_ports {txo_data_n[6]}]
set_property PACKAGE_PIN G20 [get_ports {txo_data_n[7]}]
set_property PACKAGE_PIN G15 [get_ports txo_frame_n]
set_property PACKAGE_PIN H18 [get_ports txi_wr_wait_n]

#####################
# Wait signals
#####################
set_property IOSTANDARD LVCMOS25 [get_ports {txi_rd_wait_*}]
set_property PACKAGE_PIN J15 [get_ports txi_rd_wait_p]

#####################
# Epiphany RX 
#####################
set_property IOSTANDARD LVDS_25 [get_ports {rx*}]
set_property PACKAGE_PIN K18 [get_ports rxi_lclk_n]
set_property PACKAGE_PIN J19 [get_ports {rxi_data_n[0]}]
set_property PACKAGE_PIN L15 [get_ports {rxi_data_n[1]}]
set_property PACKAGE_PIN L17 [get_ports {rxi_data_n[2]}]
set_property PACKAGE_PIN M15 [get_ports {rxi_data_n[3]}]
set_property PACKAGE_PIN L20 [get_ports {rxi_data_n[4]}]
set_property PACKAGE_PIN M20 [get_ports {rxi_data_n[5]}]
set_property PACKAGE_PIN M18 [get_ports {rxi_data_n[6]}]
set_property PACKAGE_PIN N16 [get_ports {rxi_data_n[7]}]
set_property PACKAGE_PIN H20 [get_ports rxi_frame_n]
set_property PACKAGE_PIN J14 [get_ports rxo_rd_wait_n]
set_property PACKAGE_PIN J16 [get_ports rxo_wr_wait_n]

#######################
# GPIO
#  First 12 pairs are present on all parts, next 12 on 7020 only
#######################
set_property IOSTANDARD LVCMOS25 [get_ports {gpio*}]
set_property PACKAGE_PIN T16 [get_ports {gpio_p[0]}] 
set_property PACKAGE_PIN U17 [get_ports {gpio_n[0]}]
set_property PACKAGE_PIN V16 [get_ports {gpio_p[1]}]
set_property PACKAGE_PIN W16 [get_ports {gpio_n[1]}]
set_property PACKAGE_PIN P15 [get_ports {gpio_p[2]}]
set_property PACKAGE_PIN P16 [get_ports {gpio_n[2]}]
set_property PACKAGE_PIN U18 [get_ports {gpio_p[3]}]
set_property PACKAGE_PIN U19 [get_ports {gpio_n[3]}]
set_property PACKAGE_PIN P14 [get_ports {gpio_p[4]}]
set_property PACKAGE_PIN R14 [get_ports {gpio_n[4]}]
set_property PACKAGE_PIN T14 [get_ports {gpio_p[5]}]
set_property PACKAGE_PIN T15 [get_ports {gpio_n[5]}]
set_property PACKAGE_PIN U14 [get_ports {gpio_p[6]}]
set_property PACKAGE_PIN U15 [get_ports {gpio_n[6]}]
set_property PACKAGE_PIN W14 [get_ports {gpio_p[7]}]
set_property PACKAGE_PIN Y14 [get_ports {gpio_n[7]}]
set_property PACKAGE_PIN U13 [get_ports {gpio_p[8]}]
set_property PACKAGE_PIN V13 [get_ports {gpio_n[8]}]
set_property PACKAGE_PIN V12 [get_ports {gpio_p[9]}]
set_property PACKAGE_PIN W13 [get_ports {gpio_n[9]}]
set_property PACKAGE_PIN T12 [get_ports {gpio_p[10]}]
set_property PACKAGE_PIN U12 [get_ports {gpio_n[10]}]
set_property PACKAGE_PIN T11 [get_ports {gpio_p[11]}]
set_property PACKAGE_PIN T10 [get_ports {gpio_n[11]}]