Diff
checker
Text
Text
Images
Documents
Excel
Folders
Legal
Enterprise
Desktop
Pricing
Sign in
Download Diffchecker Desktop
Compare text
Find the difference between two text files
Tools
History
Real-time editor
Hide whitespace changes
Hide unchanged lines
Disable line wrap
Layout
Split
Unified
Diff precision
Smart
Word
Char
Text styles
Change appearance
Syntax highlighting
Choose syntax
Ignore
Transform text
Go to first change
Edit input
Diffchecker Desktop
The most secure way to run Diffchecker. Get the Diffchecker Desktop app: your diffs never leave your computer!
Get Desktop
Untitled diff
Created
7 years ago
Diff never expires
Clear
Export
Share
Explain
18 removals
Lines
Total
Removed
Characters
Total
Removed
To continue using this feature, upgrade to
Diff
checker
Pro
View Pricing
89 lines
Copy
18 additions
Lines
Total
Added
Characters
Total
Added
To continue using this feature, upgrade to
Diff
checker
Pro
View Pricing
89 lines
Copy
#include "F28x_Project.h"
#include "F28x_Project.h"
void scib_echoback_init(void);
void scib_echoback_init(void);
void scib_fifo_init(void);
void scib_fifo_init(void);
void scib_xmit(int a);
void scib_xmit(int a);
void scib_msg(char *msg);
void scib_msg(char *msg);
void main(void)
void main(void)
{
{
char *msg;
char *msg;
InitSysCtrl();
InitSysCtrl();
// GPIO
// GPIO
InitGpio();
InitGpio();
EALLOW;
EALLOW;
Copy
Copied
Copy
Copied
// Set the mux to SCITXDB on GPIO
18
// Set the mux to SCITXDB on GPIO
29
GpioCtrlRegs.GPAGMUX2.bit.GPIO
18
= 0;
GpioCtrlRegs.GPAGMUX2.bit.GPIO
29
= 0;
GpioCtrlRegs.GPAMUX2.bit.GPIO
18
=
2
;
GpioCtrlRegs.GPAMUX2.bit.GPIO
29
=
1
;
// Select CPU 1
// Select CPU 1
Copy
Copied
Copy
Copied
GpioCtrlRegs.GPACSEL
3
.bit.GPIO
18
= 0;
GpioCtrlRegs.GPACSEL
4
.bit.GPIO
29
= 0;
// Async mode
// Async mode
Copy
Copied
Copy
Copied
GpioCtrlRegs.GPAQSEL2.bit.GPIO
18
= 3;
GpioCtrlRegs.GPAQSEL2.bit.GPIO
29
= 3;
EDIS;
EDIS;
// Interrupts
// Interrupts
DINT;
DINT;
InitPieCtrl();
InitPieCtrl();
IER = 0x0000;
IER = 0x0000;
IFR = 0x0000;
IFR = 0x0000;
InitPieVectTable();
InitPieVectTable();
EINT;
EINT;
// SCI
// SCI
scib_fifo_init();
scib_fifo_init();
scib_echoback_init();
scib_echoback_init();
for (;;) {
for (;;) {
msg = "Salut\n\0";
msg = "Salut\n\0";
scib_msg(msg);
scib_msg(msg);
}
}
}
}
void scib_echoback_init()
void scib_echoback_init()
{
{
Copy
Copied
Copy
Copied
Sci
b
Regs.SCICCR.all = 0x0007; // 1 stop bit, No loopback
Sci
a
Regs.SCICCR.all = 0x0007; // 1 stop bit, No loopback
// No parity,8 char bits,
// No parity,8 char bits,
// async mode, idle-line protocol
// async mode, idle-line protocol
Copy
Copied
Copy
Copied
Sci
b
Regs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK,
Sci
a
Regs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK,
// Disable RX ERR, SLEEP, TXWAKE
// Disable RX ERR, SLEEP, TXWAKE
Copy
Copied
Copy
Copied
Sci
b
Regs.SCICTL2.all = 0x0003; // Enable RXBKINTENA and TXINTENA
Sci
a
Regs.SCICTL2.all = 0x0003; // Enable RXBKINTENA and TXINTENA
//
//
// SCIB at 9600 baud
// SCIB at 9600 baud
// @LSPCLK = 50 MHz (200 MHz SYSCLK) HBAUD = 0x02 and LBAUD = 0x8B.
// @LSPCLK = 50 MHz (200 MHz SYSCLK) HBAUD = 0x02 and LBAUD = 0x8B.
// @LSPCLK = 30 MHz (120 MHz SYSCLK) HBAUD = 0x01 and LBAUD = 0x86.
// @LSPCLK = 30 MHz (120 MHz SYSCLK) HBAUD = 0x01 and LBAUD = 0x86.
//
//
Copy
Copied
Copy
Copied
Sci
b
Regs.SCIHBAUD.all = 0x0002;
Sci
a
Regs.SCIHBAUD.all = 0x0002;
Sci
b
Regs.SCILBAUD.all = 0x008B;
Sci
a
Regs.SCILBAUD.all = 0x008B;
Copy
Copied
Copy
Copied
Sci
b
Regs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
Sci
a
Regs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset
}
}
void scib_xmit(int a)
void scib_xmit(int a)
{
{
Copy
Copied
Copy
Copied
while (Sci
b
Regs.SCIFFTX.bit.TXFFST != 0) {}
while (Sci
a
Regs.SCIFFTX.bit.TXFFST != 0) {}
Sci
b
Regs.SCITXBUF.all =a;
Sci
a
Regs.SCITXBUF.all =a;
}
}
void scib_msg(char * msg)
void scib_msg(char * msg)
{
{
int i;
int i;
i = 0;
i = 0;
while(msg[i] != '\0')
while(msg[i] != '\0')
{
{
scib_xmit(msg[i]);
scib_xmit(msg[i]);
i++;
i++;
}
}
}
}
void scib_fifo_init()
void scib_fifo_init()
{
{
Copy
Copied
Copy
Copied
Sci
b
Regs.SCIFFTX.all = 0xE040;
Sci
a
Regs.SCIFFTX.all = 0xE040;
Sci
b
Regs.SCIFFRX.all = 0x2044;
Sci
a
Regs.SCIFFRX.all = 0x2044;
Sci
b
Regs.SCIFFCT.all = 0x0;
Sci
a
Regs.SCIFFCT.all = 0x0;
}
}
Saved diffs
Original text
Open file
#include "F28x_Project.h" void scib_echoback_init(void); void scib_fifo_init(void); void scib_xmit(int a); void scib_msg(char *msg); void main(void) { char *msg; InitSysCtrl(); // GPIO InitGpio(); EALLOW; // Set the mux to SCITXDB on GPIO 18 GpioCtrlRegs.GPAGMUX2.bit.GPIO18 = 0; GpioCtrlRegs.GPAMUX2.bit.GPIO18 = 2; // Select CPU 1 GpioCtrlRegs.GPACSEL3.bit.GPIO18 = 0; // Async mode GpioCtrlRegs.GPAQSEL2.bit.GPIO18 = 3; EDIS; // Interrupts DINT; InitPieCtrl(); IER = 0x0000; IFR = 0x0000; InitPieVectTable(); EINT; // SCI scib_fifo_init(); scib_echoback_init(); for (;;) { msg = "Salut\n\0"; scib_msg(msg); } } void scib_echoback_init() { ScibRegs.SCICCR.all = 0x0007; // 1 stop bit, No loopback // No parity,8 char bits, // async mode, idle-line protocol ScibRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, // Disable RX ERR, SLEEP, TXWAKE ScibRegs.SCICTL2.all = 0x0003; // Enable RXBKINTENA and TXINTENA // // SCIB at 9600 baud // @LSPCLK = 50 MHz (200 MHz SYSCLK) HBAUD = 0x02 and LBAUD = 0x8B. // @LSPCLK = 30 MHz (120 MHz SYSCLK) HBAUD = 0x01 and LBAUD = 0x86. // ScibRegs.SCIHBAUD.all = 0x0002; ScibRegs.SCILBAUD.all = 0x008B; ScibRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset } void scib_xmit(int a) { while (ScibRegs.SCIFFTX.bit.TXFFST != 0) {} ScibRegs.SCITXBUF.all =a; } void scib_msg(char * msg) { int i; i = 0; while(msg[i] != '\0') { scib_xmit(msg[i]); i++; } } void scib_fifo_init() { ScibRegs.SCIFFTX.all = 0xE040; ScibRegs.SCIFFRX.all = 0x2044; ScibRegs.SCIFFCT.all = 0x0; }
Changed text
Open file
#include "F28x_Project.h" void scib_echoback_init(void); void scib_fifo_init(void); void scib_xmit(int a); void scib_msg(char *msg); void main(void) { char *msg; InitSysCtrl(); // GPIO InitGpio(); EALLOW; // Set the mux to SCITXDB on GPIO 29 GpioCtrlRegs.GPAGMUX2.bit.GPIO29 = 0; GpioCtrlRegs.GPAMUX2.bit.GPIO29 = 1; // Select CPU 1 GpioCtrlRegs.GPACSEL4.bit.GPIO29 = 0; // Async mode GpioCtrlRegs.GPAQSEL2.bit.GPIO29 = 3; EDIS; // Interrupts DINT; InitPieCtrl(); IER = 0x0000; IFR = 0x0000; InitPieVectTable(); EINT; // SCI scib_fifo_init(); scib_echoback_init(); for (;;) { msg = "Salut\n\0"; scib_msg(msg); } } void scib_echoback_init() { SciaRegs.SCICCR.all = 0x0007; // 1 stop bit, No loopback // No parity,8 char bits, // async mode, idle-line protocol SciaRegs.SCICTL1.all = 0x0003; // enable TX, RX, internal SCICLK, // Disable RX ERR, SLEEP, TXWAKE SciaRegs.SCICTL2.all = 0x0003; // Enable RXBKINTENA and TXINTENA // // SCIB at 9600 baud // @LSPCLK = 50 MHz (200 MHz SYSCLK) HBAUD = 0x02 and LBAUD = 0x8B. // @LSPCLK = 30 MHz (120 MHz SYSCLK) HBAUD = 0x01 and LBAUD = 0x86. // SciaRegs.SCIHBAUD.all = 0x0002; SciaRegs.SCILBAUD.all = 0x008B; SciaRegs.SCICTL1.all = 0x0023; // Relinquish SCI from Reset } void scib_xmit(int a) { while (SciaRegs.SCIFFTX.bit.TXFFST != 0) {} SciaRegs.SCITXBUF.all =a; } void scib_msg(char * msg) { int i; i = 0; while(msg[i] != '\0') { scib_xmit(msg[i]); i++; } } void scib_fifo_init() { SciaRegs.SCIFFTX.all = 0xE040; SciaRegs.SCIFFRX.all = 0x2044; SciaRegs.SCIFFCT.all = 0x0; }
Find difference